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Abstract 
The design space of Wireless Sensor Network mainly focuses on power-aware circuits. As the event-
triggering nature of the circuit places itself in Standby mode for longer time, the leakage power shoots up and 
increases its power consumption. Out of many leakage components, subthreshold leakage power (Psub_leak) is the 
dominant one, which is reduced by the proposed technique called Short-Pulse Power Gated Approach (SPOGA). 
The adder is the basic digital subsystem in the signal processing blocks and Ripple Carry Adder (RCA) is analyzed 
in the context of Psub_leak at circuit-level of abstraction using Cadence GPDK090. The Psub_leak reduces significantly 
with the 35% to 40% leakage savings in comparison with conventional and Multi-Threshold CMOS (MTCMOS) 
based RCA.  
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1 Introduction 
 Wireless Sensor Networks (WSN) has wide applications in the advent of emerging technologies. The 
design community of WSN aims for the survival of application kits for a desired time. Obviously, the nature of 
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battery-operated devices strives to save the power in all aspects. Most of the applications are event-driven, which 
places the circuit operation in standby mode for longer duration of time and in active mode for very shorter period. 
In the standby or sleep state, the shooting up of leakage power dominates the static power, which poses the design 
challenges1. So, the standby mode seeks more attention in the power perspective. At the circuit-level design of 
WSN, the down-scaling of sub-micron technology impacts more i.e., the traditionally used supply voltage scaling 
for dynamic power reduction affects the threshold voltage, which in turn boost up the subthreshold leakage power 
(Psub_leak) exponentially1-3. So, the awareness of Psub_leak consumption becomes a basic requirement to design power-
aware circuits.  
The digital subsystems play a key role in all the type of signal processing units of WSN architectures9. Out 
of them, an adder is the basic subsystem and the adder which requires linear number of gates4, called Ripple Carry 
Adder (RCA) is focussed in this paper. The Psub_leak is analysed in the conventional RCA and Psub_leak –aware RCA is 
designed using a novel leakage reduction technique called Short-pulse Power Gated Approach (SPOGA). The 
design is implemented using the 90nm technology node of Cadence GPDK and comparative analysis is made with 
conventional and traditional Multi-Threshold CMOS (MTCMOS) circuits. 
The literature review and related works are discussed in section II. The analysis of conventional RCA is 
done in section III and a subthreshold leakage power-aware RCA is discussed in Section IV. The simulation and the 
results are discussed in Section V and Section VI concludes the paper. 
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2 Literature Review and Related Works 
 
 The subthreshold leakage power and gate leakage power are the major components of leakage power in 
CMOS circuits. Gate leakage power can be reduced effectively only by developing high-k dielectric gate insulators, 
which is not the scope of the paper and the subthreshold leakage power can be reduced either by switching off the 
supply or by using high-Vth (high threshold voltage) transistors3. The Psub_leak is almost equal to the static power in 
the standby mode and it can be calculated1, 2 as in Eq.1 and Eq.2:  
 
 
        (1)  
 
       (2)  
 
Where W is the gate width, V  is the thermal voltage, K1 and  are the experimentally derived constants,  is the 
supply voltage and ݄ is the threshold voltage. 
 The dynamic power dissipation of 16-bit RCA is reduced by minimizing the internal node capacitances and 
achieved good delay performance5.  The efficient implementation of RCA in differential logic is carried out and 
achieved best performance for random input operands6.  The timing error mitigation is done in RCA and compared 
it with other adders7.          
      
3 Analysis of Conventional RCA 
  
 The Ripple Carry Adder (RCA) is a combination of full adders connected in parallel, in which the carry out 
of an adder is used as input carry of the next significant adder. In this paper, Conventional 16-bit RCA (16-bit 
RCA_CONV) as given in Fig. 1  is used as a test bench circuit to analyse the subthreshold leakage power 
consumption at its circuit level in standby mode and 16 numbers of two-bit Full Adders from FA_0 to FA_15 are 
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used. Consider that all the inputs from A0 B0 to A15 B15 are given as 0V and the carry-in Cin as 0V. The total 
power consumed by 16-bit RCA is 2.4757μW. 
 
 
           
 
Fig.1 Conventional 16-bit Ripple Carry Adder                                    Fig.2 Logic Diagram of FA_0 
 
 
The one-bit Full Adder FA_0 as given in Fig. 2 is illustrated to understand the analysis of its power 
consumption. The FA_0 is constructed using EXOR_1 gate, EXOR_28 gate, AND_1 gate, AND_2 gate and OR 
gate, each is constructed with six CMOS transistors. Since the input A0 B0 is 00, the FA_0 operates in standby 
mode and the PMOS (PM0, PM1, PM2 and PM3) and NMOS transistors (NM0, NM1, NM2 and NM3) are operated 
in their regions of operation as mentioned in Table 1.  
 
 
 
 
The regions are R_0 (cut off), R_1 (active), R_2 (saturation) and R_3 (subthreshold). Clearly, the transistors operate 
in subthreshold region when Vgs is lower than Vth and consumes subthreshold leakage power Psub_leak of 
154.7056nW. The static power Pstatic of FA_0 is 154.73nW, in which 99.98% of power is consumed by R_3 
operating region transistors; thereby, the leakage loss of FA_0 to 16-bit RCA_CONV is 6.25%. 
 
4 Subthreshold Leakage Power-aware RCA 
 
From the analysis of 16-bit RCA_CONV, the influence of subthreshold leakage in the static power is 
inferred. The substantial increase in the subthreshold leakage power in standby mode, due to scaling down of the 
 Table 1   Power Consumption of FA_0 of 16-bit RCA_CONV 
 
FA_0 Region of Operation Ptotal = 2.4757μW 
Gates R_0 R_1 R_2 R_3 Psub_leak  (W) Pstatic  (W) 
EXOR_1  NIL NM1, PM0, PM3 NIL NM0, NM3, PM2 50.5126n 50.5220n 
EXOR_2  NIL NM1, PM0, PM3 NIL NM0, NM3, PM2 50.5037n 50.5076n 
AND_1  NIL  NM3, PM0, PM1 NIL NM0, NM1, PM2 1.5954n 1.5954n 
AND_2  NIL  NM3, PM0, PM1 NIL NM0, NM1, PM2 1.5928n 1.5928n 
OR  NIL NM2, PM0, PM1 NIL NM0, NM1, PM2 50.5011n 50.5122n 
TOTAL 154.7056n 154.73n 
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CMOS technology paves a way to design for an efficient subthreshold leakage power reduction technique suitable 
for WSN applications, is called Short Pulse pOwer Gated Approach (SPOGA).  
 
In this approach, the hybrid concept of Multi Threshold CMOS (MTCMOS) and Power Gating, in which 
the high threshold voltage (high-Vth) sleep transistors are incorporated. Since WSN is a low duty cycle application10, 
the hybrid approach results in poor leakage reduction. So, a novel concept of low duty cycle short pulse is used to 
trigger the sleep transistors which are used in the global power gating of the circuit. The subthreshold leakage 
power-aware 16-bit RCA is designed with SPOGA technique (16-bit RCA_SPOGA) as given in Fig. 3. The inputs 
are given in the 16-bit RCA_CONV circuit and the total power Ptotal consumed is 0.2542μW. All the FA’s are 
analysed and the power consumption of 1-bit FA_0 is given in Table 2. The subthreshold leakage power Psub_leak is 
4.4178nW and it reduces markedly than Psub_leak of 16-bit RCA_CONV with its leakage loss to 16-bit RCA_SPOGA 
is of 1.74%. 
 
 
 
 
Table 2   Power Consumption of FA_0 of 16-bit RCA_SPOGA 
 
FA_0 Region of Operation Ptotal = 0.2542μW 
Gates R_0 R_1 R_2 R_3 Psub_leak  (W) Pstatic  (W) 
EXOR_1 PM2 NM1 NIL NM0, NM3, PM0, PM3 1.3271n 1.337n 
EXOR_2 PM2 NM1 NIL NM0, NM3, PM0, PM3 1.3263n 1.336n 
AND_1 PM2 NM3 NIL NM0, NM1, PM0, PM1 0.2195n 0.2289n 
AND_2 PM2 NM3 NIL NM0, NM1, PM0, PM1 0.2189n 0.2284n 
OR PM2 NM2 NIL NM0, NM1, PM0, PM1 1.326n 1.336n 
TOTAL 4.4178n 4.4663n 
 
5 Simulation and Results 
 
 The Ripple Carry Adder is designed using Cadence Virtuoso and the simulation is done using Cadence 
Spectre of 90nm technology node. The supply voltages of 1V, temperature of 27˚C and simulation time for transient 
analysis of 10μs are used. In 16-bit RCA_CONV, 16 full adders are connected and their overall static power is 
2.475728μW and subthreshold power is 2.4753μW. The reduction of subthreshold leakage power could be done by 
varying the width of the transistors, threshold voltage, drain-to-source voltage, bulk current and so on as in its basic 
equation 2. As this paper focuses on circuit-level reduction techniques, only threshold voltage variation is used 
except other parameters, which are fab-dependent. 
 
 
Fig. 3 Subthreshold Leakage Power-aware 16-bit Ripple Carry Adder 
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Table 3 Comparison of Different 16-bit RCA’s 
16-bit RCA Ptotal       (W) 
Pstatic      
(W) 
Psub_leak  
(W) 
Average 
Leakage 
Loss (%) 
RCA_CONV 2.4757μ 2.4757μ 2.4753μ 99.98 
RCA_MTCMOS 1.7445μ 0.8268μ 0.7431μ 66.24 
RCA_SPOGA 0.2542μW 71.4608n 70.6848n 63.36 
 
 The 16-bit RCA_SPOGA reduces its subthreshold leakage current appreciably with minimum leakage loss 
of FA_0. So, the overall power consumption is comparably low with conventional and existing popular technique 
called Multi Threshold CMOS (MTCMOS) as given in Table 3.  
 
 
 
Fig. 4 Performance of Subthreshold Leakage Power-aware RCA 
The existing technique reduces Psub_leak with leakage savings of 33.74%, whereas the SPOGA technique 
reduces with leakage saving of 36.62%. Remarkably, the subthreshold leakage power-aware 16-bit RCA provides 
2.88% of improvement of leakage reduction. The SPOGA technique gives moderate area overhead; however more 
flexible for different duty cycle applications, particularly WSN applications. 
 
6 Conclusion 
 
 The power-aware circuits are inevitable in WSN applications, as it operates in standby mode for most of 
the duration of targeted application. Since the processing units of WSN architecture holds the digital circuits, this 
paper focus on Ripple Carry Adder. As static power is dominated by subthreshold leakage component, it has been 
analysed at circuit-level for 90nm technology node (Vdd=1V) in the conventional and existing MTCMOS 16-bit 
RCA. A novel concept of 5% duty cycle short pulse triggering is given to high threshold voltage sleep transistors in 
global power gating circuit. A significant reduction in Psub_leak with leakage savings 36.62% and 2.88% improvement 
compared to conventional and existing techniques. Though moderate area overhead may underestimate the 
technique, but fairly reduces the leakage power and in turn the static power consumption. In future, this design will 
be implemented in the layout and post-layout simulation will be done to compare the effectiveness of SPOGA 
technique. 
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